. Conventional bit-by-bit majority voting [3] modules. In this paper, we proposed a bit-by-bit voting algorithm, which is rather aware of module functionality, to increase availability of M-MR. This awareness relies on error probability of obtained result at output of the modules. In this manner, we called proposed voting algorithm as probabilistic voting. Probabilistic voting considerably raised availability of M-MR in our simulations and also reduced the complexity of the voter circuitry.
In the next sections, we will suggest a probabilistic voter design methodology and then we will do performance comparison with conventional majority voter designed for TMR, made of three redundant modules, and also 5MR, made of five redundant modules.
Probabilistic Voting:
Let member of set { } 
For a given particular logic function, ' X ' values in generic truth tables are determined by following equation.
Here, o C is cost function for symbol { } 0 and 1 C is cost function for symbol { } 
. Probabilistic voting selects the output symbol, which has lower cost by mean of equation (3). Cost of each symbol is calculated depending onto probability of obtained symbol being an error ( 0 E , 1 E ) and number of modules producing this symbol ( 0 V , 1 V ) as expressed at equation (4) . Probability of obtained symbol being an error was expressed by equation (1) and equation (2) for each symbol under assumption of the uniform distributed random inputs applied to modules and under this assumption, ( 0 E , 1 E ) parameters is very dependent on the functionality of the redundant module. On the other hand, number of modules yielding a symbol reflects strength of symbol among redundant modules k y y y y ... , , 3 2 1 and cost function falls by strength of symbol. Since, lower cost means lower error probability and higher consensus, probabilistic voter selects the symbol that has lower cost as the most reliable output symbol.
Probabilistic Voter Design Examples:
In this section, we will demonstrate a design example of probabilistic voters of TMR for a given logic function. We can use Table 2 that is a generic truth table, subjecting to 1 E and 0 E . Lets consider 4-input logic function, of which truth table was given in Table 3 . 
Simulation Results For Probabilistic Voter:
Faults on logic gates were assumed to result an error bit at the output of the gate. This error bit would be expectedly complement of correct result. In simulations, error bits satisfying desired error probabilities were inserted to wires, which is connected to outputs of faulty gates. Program for this error insertion mechanism used in the simulation is seen below.
Program: Error insertion to wire
In the simulation, 5000 inputs with uniform distribution were applied to faulty redundant modules for each error probability given in a range. Outputs of faulty redundant modules were connected both of conventional majority voter and probabilistic voter. Correct results were counted for availability calculation defined by following equation,
% rand is random number between 0.0000 and 1.0000 % Pe: error probability for wire. net: Variable for wire
Cr is number of correct output and Tr is number of total output. A is the availability of the system. In the Figure 2 , availability of the faulty module, availability of TMR with conventional majority voter and availability of TMR with probabilistic voter are compared for error probability of wires ranging 0.001 to 0.5. It is seen from Figure 2 and Figure 3 , probabilistic voter exhibited superior fault masking performance than conventional bit-by-bit majority voter. Besides, voter circuitry for probabilistic voter has lower complexity than conventional majority voter.
Probabilistic Voter Design For 5MR:
Generic truth table of probabilistic voting for 5MR was given in Table 5 . 5  1 5  4  3  2  1  5  4  3  2  1  5  4  3  2  1   5  4  3  2  1  5  4  3  2  1  5  4  3  2 
Obtained results from the simulation are illustrated in the Figure 4 and Figure 5 . 
Conclusions:
Probabilistic voting regarding symbol probabilities as well as majority consensus was seen to provide better availability and error masking performance.
In the paper, we introduced a probabilistic voter design approach for digital systems. Suggested probabilistic voter were demonstrated to able to have better performance in case of uniform distributed random error insertion to wires and under application of uniformly distributed random inputs. Other important point to be consider that, complexity of the probabilistic voter can be lower than conventional majority voter circuitry. This point gains importance when high volume logic is needed to support by M-MR particularly in Register Transfer Level (RTL) designs. As a consequence, probabilistic voter designed for a specific logic function can have better availability-complexity performance than conventional majority voters designed for common-use.
